UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/767,065	01/29/2004	Toshiharu Furukawa	ROC920030268US1	5663	
30206 7590 08/31/2007 IBM CORPORATION ROCHESTER IP LAW DEPT. 917			EXAMINER		
			NADAV, ORI		
3605 HIGHWAY 52 NORTH ROCHESTER, MN 55901-7829			ART UNIT	PAPER NUMBER	
Ź			2811		
			MAIL DATE	DELIVERY MODE	
			08/31/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)	
Office Action Summary	10/767,065	FURUKAWA ET AL.	
Office Action Summary	Examiner	Art Unit	
The MAN INC DATE And	Ori Nadav	2811	
The MAILING DATE of this communication appeared for Reply			
A SHORTENED STATUTORY PERIOD FOR REP WHICHEVER IS LONGER, FROM THE MAILING [- Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the maili earned patent term adjustment. See 37 CFR 1.704(b).	JATE OF THIS COMMUNI 136(a). In no event, however, may a red I will apply and will expire SIX (6) MON	CATION. eply be timely filed ITHS from the mailing date of this communical	•
Status	•		
1) Responsive to communication(s) filed on 10.	July 2007.		
	s action is non-final.		
3) Since this application is in condition for allows		ers prosecution as to the ments	ie
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D	. 11, 453 O.G. 213.	13
Disposition of Claims			
4)⊠ Claim(s) <u>1-6,8,10 and 25-28</u> is/are pending in	the application		
4a) Of the above claim(s) is/are withdra			
5) Claim(s) is/are allowed.	Irom consideration.		
6)⊠ Claim(s) <u>1-6,8,10 and 25-28</u> is/are rejected.		•	
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/o	or election requirement.		
Application Papers			
9) The specification is objected to by the Examine	ar		
10) The drawing(s) filed on is/are: a) acc		ny the Eversians	
Applicant may not request that any objection to the	drawing(s) he held in aboven	See 27 CER 4 OF(-)	
Replacement drawing sheet(s) including the correct	tion is required if the drawingly	Sis objected to See 37 CER 4 4044	· · · · ·
11) The oath or declaration is objected to by the Ex	kaminer. Note the attached	Office Action or form PTO-152	(a)
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. §	119(a)-(d) or (f).	
a) ∐ All b) ∐ Some * c) ☐ None of:	•		
1. Certified copies of the priority document			
2. Certified copies of the priority document	s have been received in Ap	plication No	
3. Copies of the certified copies of the prio	rity documents have been r	eceived in this National Stage	
application from the International Bureau	u (PCT Rule 17.2(a)).		
* See the attached detailed Office action for a list	of the certified copies not re	eceived.	
	•		
_ :			
Attachment(s)			
1) Notice of References Cited (PTO-892)	4) Interview Su	mmary (PTO-413)	•
2) Motice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/	Mail Date	
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Info	ormal Patent Application	
U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06) Office Ac	tion Summary	Part of Paper No./Mail Date 200708:	7R

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1, 4-6, 8, 10 and 25-28 are rejected under 35 U.S.C. 102(e) as being anticipated by Choi et al. (6,566,704).

Regarding claims 25-28, Choi et al. teach in figure 3F and related text a semiconductor device structure, comprising:

a substrate 200;

an electrically conductive first plate 40 disposed on said substrate, an electrically conductive second plate 50 disposed vertically above said first plate; an electrically conductive layer 20 disposed between said first and second plates; at least one nanotube 100 having an end electrically coupled with said first plate for increasing an effective area of said first plate, said at least one nanotube positioned in said electrically conductive layer; and

Application/Control Number: 10/767,065

Art Unit: 2811

a dielectric layer 30 coating said length of said at least one nanotube such that said at least one nunotube is electrically isolated from said electrically conductive layer and said second plate,

wherein said at least one nanotube has a conducting molecular structure,
wherein said at least one nanotube has a semiconducting molecular structure,
and

wherein said dielectric layer defines a coating that encases said at least one nanotube.

Regarding claim 1, Choi et al. teach in figure 3F and related text a vertical semiconductor device structure, comprising:

- a substrate 200 defining a substantially horizontal plane;
- a common source region 40;
- a common drain region 50;
- a gate electrode 20 disposed on said substrate and being electrically insulated therefrom, said gate electrode positioned vertically between said common source and drain regions; and
- a plurality of semiconducting nanotubes 100 (see column 3, lines 39-43) including a first end physically and electrically coupled with said common source region, a second end physically and electrically coupled with said common drain region, and a channel region extending vertically through said gate electrode between said common source and drain regions, said channel region being electrically insulated from said gate electrode, and

said gate electrode configured to receive a control voltage effective to regulate current flow through said channel region of said at least one semiconducting nanotube between said common source region and said drain region.

Regarding claims 4-6, 8 and 10, Choi et al. teach in figure 1 and related text an insulating layer 30 disposed between said drain and said gate electrode for electrically isolating said common drain from said gate electrode, an insulating layer 10 disposed between said source and said gate electrode for electrically isolating said source from said gate electrode, wherein said at least one semiconducting nanotube is composed of arranged carbon atoms, wherein said at least one semiconducting nanotube defines a channel region of a field effect transistor having a channel along which current flow is regulated by application of a control voltage to said gate electrode, wherein said at least one semiconducting nanotube is oriented substantially perpendicular to said horizontal plane, and wherein said gate dielectric is disposed on said at least one semiconducting nanotube.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 2-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Choi et al.

Regarding claims 2-3, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to form the source and drain of a catalyst material effective for growing said at least one semiconducting nanotube in Choi et al.'s device in order to simplify the processing steps of making the device.

Note that the process limitations of forming the source and drain of a catalyst material effective for growing said at least one semiconducting nanotube, would not carry patentable weight in this claim drawn to a structure, because distinct structure is not necessarily produced. A "product by process" claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); and In re Marosi et al., 218 USPQ 289, all of which make it clear that it is the patentability of the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that the applicant has the burden of proof in such cases, as the above case law makes clear.

Application/Control Number: 10/767,065

Art Unit: 2811

Response to Arguments

Applicant argues that Choi et al. do not teach a plurality of semiconducting nanotubes.

Choi et al. teach in column 3, lines 39-43 a plurality of semiconducting nanotubes

The rest of applicant's arguments with respect to claims 1-6, 8, 10 and 25-28 have been considered but are moot in view of the new ground(s) of rejection.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ori Nadav whose telephone number is 571-272-1660. The examiner can normally be reached between the hours of 7 AM to 4 PM (Eastern Standard Time) Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Gurley can be reached on 571-272-4670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

O.N. 8/28/07

ORI NADAV
PRIMARY EXAMINER
TECHNOLOGY CENTER 2800